

6/11/2015

### Transition-Mode PFC and Quasi-Resonant Current Mode PWM Controller

#### REV: 05

### **General Description**

The LD7790 features transition mode Power Factor correction (PFC) controller and Quasi-Resonant (QR) current mode controller for cost effective and fewer external components design of high power application.

The intelligent PFC switching ON/OFF, zero current detection (ZCD) and frequency limitation mechanism enable a better efficiency under any load conditions.

The device is also integrated several functions of protection, such as X-CAP discharge, Brown-in/out protection, Over Load protection (OLP), Over Temperature Protection (OTP), Over Voltage Protection (OVP) and Over Current Protection (OCP) with High / Low Line Compensation. Therefore it can protect the system from damage due to occasional failure.

The LD7790 is available in a SOP-16 package.

### Features

- Integrated PFC and QR Flyback Controller
- Transition Mode PFC Controller
- Quasi-Resonant Operation for Flyback
- Built-in X-CAP Discharging
- Brown IN/OUT Protection
- Internal Soft-Start Function
- Adjustment OLP Debounce time
- External Latch Protection
- PFC Light Load Turn-off Control
- OVP (Over Voltage Protection)
- OCP (Cycle by cycle current limiting)
- 500/-1200mA Driving Capability
- Internal OTP function

### Applications

- AC-DC High Power Adapter
- Open Frame SMP



1

### Leadtrend Technology Corporation www.leadtrend.com.tw LD7790-DS-05 June 2015

### **Typical Application**



6/11/2015



### **Ordering Information**

Part number	Package	Top Mark	Shipping
LD7790 GS	SOP-16	LD7790 GS	2500 /tape & reel

The LD7790 is ROHS compliant/ green packaged.

### **Protection Mode**

Part number	OVP (VCC & FBAUX)	OLP	External Latch	Internal OTP	
LD7790 GS	Auto recovery	Auto recovery	Latch	Auto recovery	



6/11/2015

### **Pin Descriptions**

Pin	NAME	FUNCTION
1	VCC	Supply voltage pin.
2	GND	Ground.
3	FBCOMP	Voltage feedback pin for flyback stage. Connect a photo-coupler to close the control loop and achieve the regulation.
4	FBAUX	Zero current detection and over voltage protection for flyback stage.
5	LATCH	External latch protection pin.
6	PFCCOMP	Output of the error amplifier for PFC voltage loop compensation.
7	PFCONOFF	Threshold voltage setting of FBCOMP for PFC ON/OFF loading control.
8	PFCAUX	Zero current detection for PFC stage.
9	VOSENSE	Voltage sense for PFC output, regulation voltage is 2.5V.
10	FBSENSE	Current sense pin. Connect it to sense the Flyback MOSFET current.
11	PFCSENSE	Current sense pin. Connect it to sense the PFC MOSFET current.
12	PFCDRIVER	Gate drive output to drive the external MOSFET for PFC.
13	FBDRIVER	Gate drive output to drive the external MOSFET for Flyback.
14	СТ	Timer setting for Open Loop Protection, PFC light-load turn-off and flyback soft-start.
15	NC	Unconnected Pin.
16	нν	Connect this pin to Line/Neutral of AC main voltage through a resistor to provide the startup current for the controller. When VCC voltage increases to trip the point of UVLO(on), this HV loop will be turned off to reduce the power loss over the startup circuit. HV pin Internal circuit will detect the AC peak voltage, providing Brown in/out and High / Low Line Detection function. HV pin internal circuit will discharge X-cap's energy through HV current source when AC line is disconnected.





Leadtrend Technology Corporation www.leadtrend.com.tw LD7790-DS-05 June 2015



6/11/2015

### **Absolute Maximum Ratings**

VCC	-0.3V ~ VCC OVP
HV	-0.3V ~ 500V
FBCOMP, PFCCOMP, FBSENSE, PFCSENSE, FBAUX, PFCAUX,	
VOSENSE, LATCH, CT, PFCONOFF	-0.3V ~ 6V
FBDRIVER, PFCDRIVER	-0.3V ~ Vcc+0.3V
Power Dissipation,	
SOP-16	600mW
Package Thermal Resistance	
SOP-16,0 <sub>JA</sub>	110°C/W
SOP-16,0 <sub>JC</sub>	36°C/W
Junction Temperature	150°C
Lead Temperature (Soldering, 10sec)	260°C
Storage Temperature Range	-55°C ~ 150°C
ESD Voltage Protection, Human Body Model, (Pin 3~11 and Pin 14)	3.5KV
ESD Voltage Protection, Human Body Model, (Pin 1, 12, 13)	2.5KV
ESD Voltage Protection, Human Body Model, (Pin 16)	1.0KV
ESD Voltage Protection, Machine Model (except HV Pin)	250V
Gate Output Current	+500mA/-1200mA

### **Recommended Operating Conditions**

Supply Voltage VCC	10V ~ 29.5V
VCC Capacitor	47uF ~ 100µF
HV Pin Resistor	10kΩ ~ 50kΩ
FBCOMP Capacitor Value	1nF ~ 10nF
VOSENSE Capacitor Value	1nF ~ 10nF
PFCAUX Pin Resistor	10kΩ ~ 30kΩ
PFCAUX Sink and Source Current Setting	1mA
Operating Ambient Temperature	-40°C ~ 85°C
Operating Junction Temperature Range	-40°C ~ 125°C
Note:	

1. It's essential to connect COMP pin with a capacitor to filter out the undesired switching noise for stable operation.

2. Place the small signal components closed to IC pin as possible.

#### Caution:

Stress exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stress above Recommended Operating Conditions may affect device reliability.



6/11/2015

### **Electrical Characteristics**

 $(T_A = +25^{\circ}C \text{ unless otherwise stated}, VCC=15.0V)$ 

PARAMETER	CONDITIONS	SYM	MIN	ТҮР	MAX	UNITS
High-Voltage Supply (HV Pin	)					
High-Voltage Current Source	VCC < PDR, VHV = 80V	I <sub>HV1</sub>	1.20	1.50	1.80	mA
for VCC Startup	VCC > PDR, VHV = 80V	I <sub>HV3</sub>	2.00	3.00	4.00	mA
Off-State Leakage Current	After UVLO(on), VHV = 500V	I <sub>HVOFF500</sub>			32	μΑ
Line Voltage Detection (HV F	Pin)					
X-Cap Discharge Current *		I <sub>HVXCAP</sub>		3		mA
Brown-in Level		V <sub>BNI</sub>	98	105	112	V
Brown-out Level		V <sub>BNO</sub>	89	95	101	V
Brown-in – Brown-Out Level *		V <sub>BNHYS</sub>		10		V
Brown-Out Debounce Time *		T <sub>DBNO</sub>		75		ms
High Line Trip Level		V <sub>HLINE</sub>			220	V
Low Line Trip Level		V <sub>LLINE</sub>	184			V
High Line Threshold - Low						
Line Level		VLINHYS	5			V
Supply Voltage (VCC Pin)						
	VCC < UVLO (on)	I <sub>VCCST</sub>		150		μA
Holding Current Before	VCC < UVLO (on),					
UVLO (on)	VLATCH = 0V	IVCCLCH		300		μΑ
	VFBCOMP = 0V,				4.0	
	PFC & Flyback OFF	IVCCBST			1.3	mA
Operating Current	VFBCOMP = 3V,					
	PFC & Flyback ON	VCC3			2	mA
UVLO (off)	(-20°C ~125°C)	VUVOFF	7.5	8.0	8.5	V
UVLO (on)	(-20°C ~125°C)	V <sub>UVON</sub>	17.0	18.0	19.0	V
VCC OVP Level		V <sub>CCOVP</sub>	30.5	31.5	32.5	V
VCC OVP De-bounce Time *		T <sub>DVCCOVP</sub>		64		μS
Power Down Reset Voltage				_	_	
(PDR)		PDR	6	7	8	V
PFC ON/OFF Control (PFCO	NOFF pin)				•	
Source Current for PFC OFF						_
Threshold Setting		IPFCOFF	24.10	25.00	25.90	μA
Source Current for PFC ON						
Threshold Setting		I <sub>PFCON</sub>		25.75		μΑ



PARAMETER	CONDITIONS	SYM	MIN	TYP	MAX	UNITS
PFC OFF & Open Loop Prote	ection Debounce Timer Sett	ing (CT Pin)				
	CT=0.047µF, VFBCOMP > VOLP,	T <sub>DOLP</sub>		64		ms
OLP Debounce Time	after start-up CT=0.047µF, VFBCOMP > VOLP, at start-up *	T <sub>DOLPST</sub>		74		ms
FB Soft Start Time	CT=0.047µF *	T <sub>FBSS</sub>		10		ms
VCC OSCP Debounce Time	$CT=0.047 \mu F,$ VFBCOMP > VOLP, VCC = UVLO (off) + 1V, after start-up	T <sub>DOSCP</sub>		16		ms
PFC Turn-off Debounce Time	VFBCOMP < VPFC ON/OFF, CT=0.047μF	T <sub>DPFCOFF</sub>		1		s
External Latch (LATCH Pin)						
LATCH Pin Source Current		I <sub>LCH</sub>	75	80	85	μA
Turn-On Trip Level		VLATCHON	1.30	1.35	1.40	V
Turn-Off Trip Level		VLATCHOFF	1.20	1.25	1.30	V
OTP LATCH pin de-bounce time	Disable (High to Low)	TDLATCHOFF	400	500	600	μS
On Chip OTP (Internal Therm	nal Shutdown)					
OTP Level *		T <sub>SHUTDOWN</sub>		140		°C
OTP Hysteresis *		TRESTART		40		°C
PFC Output Voltage Sensing	(VOSENSE pin)			-		•
Reverence Input Voltage, V <sub>REF</sub>	(-20°C ~125°C)	V <sub>FBREF</sub>	2.47	2.50	2.53	V
		VPFCOVP	2.59	2.63	2.67	V
PFC OVP Trip Level	OVP Hysteresis	VPFCOVPHYS	0.115	0.130	0.145	V
	Debounce time *	T <sub>DPFCOVP</sub>		50		μS
Source Current of VOSENSE	VHV <sub>PEAK</sub> = 150V	I <sub>FOLBTLV</sub>		8		μA
Source Current or VOSENSE	VHV <sub>PEAK</sub> = 250V	I <sub>FOLBTHV</sub>		0.1		μA
Enable and Disable	PFC & Flyback Enable Threshold	V <sub>PFCEN</sub>	1.0	1.1	1.2	V
Threshold Voltage	PFC Disable Threshold	VPFCENL	0.8	0.9	1.0	V
	Debounce Time *	T <sub>DPFCEN</sub>		50		μs
VOSENSE Pull Down Resistance		R <sub>VOSENSE</sub>	5	6	7	MΩ



PARAMETER	CONDITIONS	SYM	MIN	ТҮР	МАХ	UNITS
PFC Error Amplifier (PFCCO	MP Pin)					
Transconductance		GM	60	80	100	μmho
Output Upper Clamp Voltage	VOSENSE = V <sub>REF</sub> -0.1V	VPCOMPMAX	5.0	5.2	5.4	V
Output Minimum Clamp Voltage		V <sub>PCOMPMIN</sub>	0.85	0.90	0.95	V
	Trip Level for PFCDRIVER Stop	VPCOMPOFF	0.95	1.00	1.05	V
PFC Burst Mode			Thresh	old for PFC	DRIVER	
	Trip Level for PFCDRIVER Start	VPCOMPON	stop + 50mV			V
PFC Maximum On-Time						
PFC Max. On-Time	VHV <sub>PEAK</sub> = 150V	TONMAXPLV	22	25	28	μs
	VHV <sub>PEAK</sub> = 250V	TONMAXPHV	7	8	9	μs
PFC Minimum Off-Time						
PFC Minimum Off-Time *		TPOFFMIN		1		μs
PFC Maximum Frequency						
PFC Maximum Frequency		FMAXPFC	225	250	275	kHz
PFC Current Sensing (PFCS	ENSE Pin)					_
Current Sense Input	VHV <sub>PEAK</sub> = 150V	VPFCCSLV	0.47	0.52	0.57	V
Threshold Voltage	VHV <sub>PEAK</sub> = 250V	VPFCCSHV		0.40		V
Soft Start *	FBSENSE = 0.05~0.52V	T <sub>PFCSS</sub>		10		ms
Leading Edge Blanking time		TLEBPFC	180	250	320	ns
PFC Zero Current Detector (	PFCAUX Pin)					_
Upper Clamp Voltage	IPFCAUX = 3mA	V <sub>pfcauxuc</sub>	3.5	4.0	4.5	V
PFC ZCD Trip Level		Vpfcauxh	0.15	0.20	0.25	V
Delay from PFCAUX to Output *		T <sub>DPFCZCD</sub>		200		ns
PFC ZCD Time Out	After PFCDRIVER Turn-off	T <sub>TOPFC</sub>	40	50	60	μs



PARAMETER	CONDITIONS	SYM	MIN	ТҮР	MAX	UNITS
Flyback Comp Pin (FBCOMF	Pin)					
Short Circuit Current	V <sub>COMP</sub> =0V	I <sub>FBCOMPSC</sub>	0.100	0.125	0.150	mA
	Trip Level for FBDRIVER Start	VBSTONQR	0.7	0.8	0.9	V
Flyback Burst Mode	Trip Level for FBDRIVER Stop	VBSTOFFQR	0.5	0.6	0.7	V
Heavy Load Trigger Level		VIFBCSEN	2.8	2.9	3.0	V
Open Loop Voltage	FBCOMP pin open	V <sub>FBC</sub>	5.2	5.4	5.6	V
Over Load Protection (FBCC	OMP Pin)	1		•	•	
OLP Trigger Level (VOLP)		V <sub>OLP</sub>	4.1	4.2	4.3	V
Output Short Circuit Protect	ion					
VCC OSCP Trigger Level *	VFBCOMP > VOLP	V <sub>CCOSCP</sub>	ι	JVLO (off) +	2	V
Flyback OVP (FBAUX pin)	1			. ,		
OVP Trigger Current		I <sub>FBAUXOVP</sub>	270	300	330	μA
Upper Clamp Voltage	IFBAUX = 0.3mA	V <sub>FBAUXH</sub>	1.90	2.00	2.10	V
Debounce Cycle *		T <sub>DFBAUXOVP</sub>		4		FB PWM
FBAUX OVP Detection Blanking Time *	After FBDRIVER Turn-off	T <sub>DFBOVPDET</sub>		2		μs
Zero Current Detection (FBA	UX Pin)					
Lower Clamp Voltage	IFBAUX = -1mA	VFBAUXLC	-0.3		0	V
Flyback ZCD Trip Level		V <sub>QRDLQR</sub>		50		mV
Flyback ZCD Delay Time *		TDFBZCD		200		ns
Flyback ZCD Time Out1	After Max. Frequency	T <sub>O1QR</sub>	4	5	6	μS
Minimum Flyback ZCD Time Out2	After FBDRIVER Turn-off	T <sub>O2QR</sub>	115	150	185	μs
ZCD Blanking Time	After FBDRIVER Turn-off		1.6	2.0	2.4	μs
Oscillator for Switching Free			-		1	F
Flyback Max. Frequency		F <sub>MAXQR</sub>	78	85	92	kHz
Flyback Max. Frequency						
Mode Threshold, V <sub>FBCOMP</sub> *		VFBCFMAX		2.2		V
Flyback Green Mode						
Frequency		F <sub>GREENQR</sub>	27	30	33	kHz
Flyback Green Mode		V <sub>fbcgreen</sub>		1.0		V
Threshold, V <sub>FBCOMP</sub> *						
Flyback Maximum On Time		TONMAXQR	40	45	50	μS



6/11/2015

PARAMETER	CONDITIONS	SYM	MIN	TYP	МАХ	UNITS
Flyback Current Sensing (FE	SENSE Pin)					
Threshold for Cycle by Cycle Current Limit, Vcs(off)	(-20°C ~125°C)	V <sub>OCQR</sub>	0.62	0.65	0.68	V
Leading Edge Blanking Time		T <sub>LEBQR</sub>	250	350	450	ns
OCP Compensation Current	VHV <sub>PEAK</sub> = 250Vdc FBCOMP = 3V	I <sub>FBCSHV</sub>	180	200	220	μΑ
Delay to Output *		T <sub>DCS</sub>		80		ns
PFC and Flyback Gate Drive	Output (PFCDRIVER & FBDF	RIVER Pin)				
Output Low Level	VCC=15V, I <sub>SINK</sub> =100mA	V <sub>OUTH1</sub>	0		1.5	V
Output High Level	VCC=15V, I <sub>SOURCE</sub> =100mA	V <sub>OUTL</sub>	9.0		VCC	V
Output High Level	VCC=9V, I <sub>SOURCE</sub> =2mA	V <sub>OUTH2</sub>	8.5		VCC	V
Output High Clamp Level	VCC=17V	V <sub>OUTCL</sub>		13		V
Rising Time *	VCC =15V, CL=2700pF	T <sub>OUTR</sub>		130		ns
Falling Time *	VCC =15V, CL=2700pF	T <sub>OUTF</sub>		45		ns

Notes:

\*Guaranteed by design.





Leadtrend Technology Corporation www.leadtrend.com.tw LD7790-DS-05 June 2015

11



6/11/2015



12 Leadtrend Technology Corporation www.leadtrend.com.tw LD7790-DS-05 June 2015







### **Application Information**

#### **Operation Overview**

As long as the green power requirement becomes a trend and the power saving is getting more and more important for the switching power supplies and switching adaptors, the traditional PWM controllers are not able to support such new requirements. Furthermore, the cost and size limitation force the PWM controllers need to be powerful to integrate more functions to reduce the external part counts. The LD7790 is ideal for these applications to provide an easy and cost effective solution; its detailed features are described as below.

### Internal High-Voltage Startup Circuit and Under Voltage Lockout (UVLO)

The traditional circuit provides the startup current through a startup resistor to power up the PWM controller. However, it consumes too much power to meet the current power saving requirement. In most cases, startup resistors carry larger resistance and take more time to start up.

As shown in Fig 15, THE LD7790 is implemented with a high-voltage startup circuit to minimize power loss on startup circuit. During the startup phase, a high-voltage current source sinks current from AC Line or Neutral to provide the startup current and charge the VCC capacitor C1 at the same time.

Refer to Fig 16. If VCC is below PDR, the charge current is only 1.5mA and the lower charge current can protect IC if the VCC Pin is shorted to GND. Once VCC voltage rises up to reach the UVLO(on) threshold, HV pin will no longer charge the capacitor and instead, send a gate drive signal to draw supply current for VCC from the auxiliary winding of the transformer. That minimizes the power loss on the start-up circuit successfully.

An UVLO comparator is embedded to detect the voltage across VCC pin to ensure the supply voltage is high enough to power on the LD7790 and in addition to drive

# LD7790

the power MOSFET. As shown in Fig 16, a hysteresis is provided to prevent THE LD7790 from shutdown by the voltage dip during startup. The turn-on and turn-off threshold level are set at 18V and 8V respectively.

For better EMI performance, it's recommend to connect HV pin to the input terminals of bridge diode, as Fig 15.



14



6/11/2015

#### **Output Driver Stage**

The device builds a CMOS buffer respectively in the stages of PFC and Flyback, with typical 500mA/-1200mA driving capability, to drive the power MOSFET directly. The output voltage is clamped at 13V to protect the MOSFET gate even when the VCC voltage is over 13V.

#### **Brown In/ Out Protection**

The LD7790 features Brown-in / Brown-out protection on HV pin. As the built-in comparator detects line voltage, it will turn off the controller to prevent from any damage. In case VHV < Brown-out Level, the output driver will be disabled even when VCC already reaches UVLO (on). It therefore forces VCC hiccup between ULVO (on) and UVLO (off). Unless the line voltage is large enough and over Brown-in Level, the output driver will not start switching even if the next ULVO (on) is tripped. A hysteresis is designed to prevent from false-triggering and damage to the external components during turn-on and turn-off phase. See Fig 17 for the operation.



#### **High Line and Low Line Detection**

The HV pin can detected AC input level to control source current of VOSENSE Pin and OCP compensation logic. During AC input variations, the source current of VOSENSE and OCP compensation logic show as below.

VHV <sub>PEAK</sub>	Source Current of VOSENSE	OCP Comp. Logic
> 220V	0A	Enable
< 184V	8μΑ	Disable



#### **X-Cap Discharge Function**

15

The EMI filter has a paralleled discharging resistor across X-capacitor. To meet safety requirement, this component is required to be discharged in less than 1sec, that is,

 $\tau_{Discharge} = C_{X-Cap} \times R_{Discharge} \leq 1 \text{sec}$ 

The power loss of this resistor is in direct proportion to square of input voltage. For example, if the input voltage is 264Vac and the discharging resistance ~  $2M\Omega$ , 35mW, we can conclude the power loss by follow equation.



#### 6/11/2015

 $P_{Loss} = \frac{V_{AC} (RMS)^2}{R_{Discharge}}$ 

To eliminate the significant power loss from this discharging resistor, LD7790 applies the innovative patent technology to discharge X-cap's energy through HV current source when AC line is disconnected. Fig 19 shows the operation.

By applying this technology, the system can easily pass the safety test without discharging resistor and reduce power loss.

If it's unplugged, the AC voltage across X-cap will still remain the same. The LD7790 detects HV pin to monitor the AC voltage across X-cap. If AC voltage across X-cap rises or falls beyond the limit of the threshold, the HV scheme will sink constant current to GND to discharge it in around 75ms of debounce time under any load condition.



Fig 19.

### Flyback Green Mode and PFC Turn-off Control

THE LD7790 uses maximum frequency limit scheme to control flyback switching frequency, and it depends on the level of FBCOMP voltage. When output loading is

decreased, FBCOMP voltage becomes lower and the switch frequency can be reduced under the light load condition. This feature helps to enhance the efficiency in light load conditions. The curve shows as Fig 20.

To meet the requirement of European 'EMC-directive', it's necessary to adopt a solution with PFC control. In order to enhance efficiency at light load, the LD7790 features PFC control and is able to shut down switching to reduce power consumption. As FBCOPM voltage falls below PFC ON/OFF voltage threshold, the PFC controller will stop PFCDRIVER switching until FBCOMP voltage resume to its level. See Fig 21 for the block.







#### **PFC Output Voltage Setting**

16

LD7790 monitors the output voltage signal from VOSENSE pin through a resistor divider pair of RA and



6/11/2015

RB. A transconductance amplifier is used for it to replace the conventional voltage amplifier. The output current of the amplifier changes according to the voltage difference of the inverting and non-inverting input of the amplifier. The output voltage of the amplifier is compared with the internal ramp signal to generate the turn-off signal. A current is flowed out of the VOSENSE Pin (8 $\mu$ A) during low line condition. The PFC output voltage is determined by the following relationship.

High Line:

 $PFC V_{o} = 2.5V \times (1 + \frac{RA}{RB//R_{VOSENSE}}) \dots (1)$ 

Low Line:

PFC V<sub>o</sub> =  $(2.5V - 8\mu A \times RB//R_{VOSENSE})$  $\times (\frac{RA}{RB//R_{VOSENSE}}) + 2.5V$  .....(2)

Where RA and RB are values for top and bottom feedback resistor (as shown in the Fig 22).

Once the value of PFC  $V_0$  is determined, then substitute the value of RA/RB obtained from the formula (1) to (2) to get the RB value.



#### **PFC Over Voltage Protection**

To prevent unstable voltage occurred to the PFC output capacitor under fault condition, the LD7790 is implemented with Over-Voltage Protection on VOSENSE pin. If VOSENSE voltage rises over the OVP threshold of 2.63V, the output driver circuit will be shut down simultaneously to stop the switching of the power MOSFET until VOSENSE voltage drops to 2.5V. Fig 23 shows its operation.



Fig 23.

#### **PFC Zero Current Detection**

Fig 24 shows PFC Zero Current Detection (ZCD) block. As the auxiliary winding coupled with the inductor detects the current over the boost inductor drops to zero, the ZCD block will switch on the external MOSFET. This feature allows transition-mode operation. If the voltage of the PFCAUX pin rises above 0.2V, the ZCD comparator will turn on the MOSFET. The PFCAUX pin is protected internally by 4V-high clamp and 0V-low clamp. The 50µs timer will generate a MOSFET turn-on signal if the output driver has been at low level for over 50µs.

17







Fig 25 shows typical ZCD-related waveforms. Rz will produce some delay because of the parasitic capacitance on PFCAUX pin. Before the switch turns on with the delay, the stored charge of the  $C_{OSS}$  (MOSFET output capacitor) will be discharged to a small filter capacitor  $C_{IN1}$  with a bridge diode through the path indicated in Fig 26. So the input current  $I_{IN1}$  drains to zero at the time. Here, it's recommended to set source current of PFCAUX pin around 1mA. Rz could be obtained from the below formula and is also adjustable to control the turn-on timing of the switch.

$$R_{Z} = PFC \ Vo^{MAX} \times \frac{N_{AUX,PFC}}{N_{P,PFC}} \div 1mA$$



### PFC Current Sensing

The LD7790 detects the PFC MOSFET current across PFCSENSE pin to protect the MOSFET, which is for the cycle-by-cycle current limit. The maximum voltage threshold of PFCSENSE pin is set at 0.52V. The MOSFET peak current can be obtained as below.

$$I_{\text{PEAK(MAX)}} = \frac{0.52V}{R_{\text{PECS}}}$$

18

A 250ns leading-edge blanking (LEB) time is built in PFCSENSE pin to prevent the false-trigger from the current spike. The R-C filter is eliminable in some low power applications, such as the pulse width of the turn-on



6/11/2015

spike below 250ns and the negative spike on PFCSENSE pin is below -0.3V.

However, the pulse width of the turn-on spike is determined according to the output power, circuit design and PCB layout. It is strongly recommended to adopt a smaller R-C filter for high power application to avoid PFCSENSE pin being damaged by the negative turn-on spike.



#### Flyback Voltage Feedback Loop

The voltage feedback signal is provided from the TL431 on the secondary side through the photo-coupler to FBCOMP pin of the LD7790 and fed to the voltage divider with 1/5.5 ratio. That is,

 $V_{\text{FBSENSE}}(\text{PWM}_{\text{COMPARATOR}}) = \frac{V_{\text{FBCOMP}}}{5.5}$ 

A pull-high resistor is embedded internally to optimize the external circuit.

#### Flyback Burst Mode Control

The output driver of the LD7790 can be disabled immediately by pulling FBCOMP pin voltage level below FBDRIVER Stop Trip Level. The disable-mode can be released when FBCOMP pin voltage level is pulled high above FBDRIVER start trip level.

### Flyback Current Sensing & OCP Compensation Design Tip

The LD7790 features current mode of flyback control. It receives both current signal and voltage signal to form the control loop and achieve regulation. LD7790 detects the primary MOSFET current across FBSENSE pin for peak current mode and also limits the current cycle-by-cycle. The maximum voltage threshold of FBSENSE pin is set at 0.65V. Thus the MOSFET peak current can be calculated as:

 $I_{\text{PEAK}(\text{MAX})} = \frac{0.65\text{V}}{\text{R}_{\text{FBS}}}$ 

In general, the power converter provides various current signals to reflect the input voltage with propagation delay time. To compensate it, an offset voltage is added to the FBSENSE signal by an internal current source (200 $\mu$ A) and an external resistor (R<sub>OCP</sub>) between the sense resistor (R<sub>FBS</sub>) and FBSENSE pin, as shown in Fig 28. The compensation current is only enabled when FBCOMP voltage is above 2.9V at high line condition. ROCP: 220~1k\Omega; COPC: 47p~470pF.

As PFC behaves in current sensing, a 350nS leading-edge blanking (LEB) time is incorporated in the input of FBSENSE pin to prevent false-triggering from the current spike.



#### **Protection Mode**

19

There are two kinds of protection modes available in the LD7790.



#### Auto-Recovery Protection Mode

As Auto-Recovery protection circuit latches the operation, the gate output will switch for a short term as every time VCC rises back to UVLO(ON). It therefore forces the VCC hiccup between UVLO(ON) and UVLO(OFF). As soon as the fault condition is removed, the system will resume it operation right away. Fig 29 shows the operation.



#### Latch Protection Mode

As Latch type protection circuit latches the operation, the gate output will remain in off state even when the VCC reaches UVLO(ON). The system is unable to recover unless it is repowered to let VCC drop below Power Down Reset (PDR) and then ramps over UVLO(on). Fig 30 shows the operation.



#### **Over Load Protection (OLP)– Auto Recovery**

To protect the circuit from being damaged at over-load condition, short or open loop condition, the LD7790 is implemented with smart OLP function. The LD7790 features auto recovery function. See Fig 31 for the waveform. In such fault condition, the feedback system will force the voltage loop to enter saturation and then pull high the voltage over FBCOMP pin (VFBCOMP). When VFBCOMP ramps up to the OLP tripped level (4.2V) for longer than the OLP delay time, the protection will be activated to turn off the output driver and to stop the switching of power circuit. The OLP delay time is set by CT pin. It is to prevent the false triggering during the transient condition of power-on and turn-off.

A divide-4 counter is implemented to reduce the average power under OLP behavior. Whenever OLP is activated, the output is latched off and the divide-4 counter starts to count the number of UVLO(off). The protection mode will



not be released and the output will not be resumed until the 4th UVLO(off) level is tripped. With the protection mechanism, the average input power will be reduced, so that the component temperature and stress can be controlled within the safe operating area.



#### **Output Short Circuit Protection (OSCP)**

If the output of the system is short-circuited, Vo and VCC will drop immediately. Due to the operating of the voltage loop, FBCOMP voltage will be pulled high at the same time. If the situation continues to pull FBCOMP high over 4.2V for over 16ms and VCC drops below 10V, it will activate OSCP protection against damage and turn off the gate driver.

#### OVP on VCC – Auto Recovery

The maximum VCC rating of the LD7790 is about 32.5V. To protect the LD7790 in over-voltage condition, it is implemented with OVP function on VCC. Once VCC voltage rises over the OVP threshold, it will turn off the

## LD7790

<u>5/11/2015</u>

output driver right away and disable the power MOSFET until the UVLO(on) is tripped.

The VCC OVP function is auto-recoverable. If the OVP condition, usually caused by open-loop of feedback, is not released, the VCC will trip the OVP level again and re-shutdown the output driver. This makes VCC work in hiccup mode. Fig 32 shows its operation.

After the OVP condition is removed, VCC will keep in its normal operation level and the output driver also return to the normal operation.





#### **Flyback Zero Current Detection**

Fig 33 shows flyback Zero Current Detection (ZCD) block. As PFC behaves in ZCD, as soon as the auxiliary winding coupled with the inductor detects the current over the flyback transformer drops to zero, the ZCD block will switch on the external MOSFET. This feature enables Quasi-Resonant operation. The FBAUX uses falling edge to trigger ZCD to turn on FBDRIVER and the trigger level is 0.05V as shown in Fig 34. FBAUX pin is built-in with 2V-high clamp and 0V-low clamp.

21



5/11/2015







#### Fig 34.

#### **OVP on FBAUX – Auto Recovery**

FBAUX also provide over voltage protection(OVP). An output overvoltage protection is implemented in the LD7790, as shown in Fig 35 and Fig 36. It senses the auxiliary winding voltage by the resistor,  $R_{ZCD}$ . The auxiliary winding voltage is reflected on the secondary winding and therefore the flat voltage on FBAUX pin is in proportion to the output voltage. The flat voltage can be

22

transformed into a current signal. The sinking current of FBAUX is,

 $I_{FBAUX} = [(V_O + V_D) \times \frac{N_{AUX}}{N_S} - 2V] / R_{ZCD}$ 

The LD7790 samples the signal after FBDRIVER turn-off with 2µs delay to perform output over voltage protection. This 2µs delay time is used to ignore the voltage ringing from leakage inductance of PWM transformer. The sampled current level is compared with internal threshold current 300µA. If the sampled current exceeds the OVP trip level, an internal counter will start to count the subsequent OVP events. The counter has been added to prevent incorrect OVP detection which might occur during ESD or lightning events. If 4 flyback PWM cycles of the subsequent OVP events are detected, the OVP circuit will switch the power MOSFET off.





#### **On-Chip OTP – Auto Recovery**

An internal OTP circuit is embedded in the LD7790 to provide the worst-case protection. When the chip temperature rises over the trip OTP level, the output driver will be disabled until the chip is cooled down below the hysteresis temperature.

#### **External Latch**

The External Latch function is implemented to sense whether there is any hot-spot of power circuit like power MOSFET or output rectifier. Once an over-temperature condition is detected, the OTP will be activated to shut down the LD7790.

Typically, an NTC is recommended to connect to LATCH pin. The NTC resistance will decrease as the device or ambient stays in high temperature. The relationship is shown below.

#### $V_{LATCH} = 80 \mu A \times R_{NTC}$

When  $V_{LATCH}$  < Turn-off Trip (typ. 1.25V), it will trigger the protection to shut down the output driver and latch off the power supply. The LD7790 will remain latched unless the VCC drops below PDR (power down reset) and rise over UVLO(on). It requires two conditions to restart the LD7790 successfully. Cool down the circuit so that the NTC resistance will increase and raise V<sub>LATCH</sub> above 1.35V. Then re-plug in AC power. The detailed operation is show in Fig 37.



#### Adjustable Timer on CT Pin

Connect CT pin with an external capacitance to generate clock for timer. The OLP debounce, PFC Turn-off debounce and flyback Soft-start period are set according the below table.

	FB	OLP	PFC
C <sub>CT</sub>	Soft-start	Debounce	Turn-off
	period	Time	Debounce
22nF	4.6ms	30ms	0.47s
47nF	10.0ms	64ms	1.00s
68nF	14.0ms	93ms	1.45s
100nF	21.2ms	136ms	2.13s



#### 6/11/2015

# Pull-Low Resistor on the Gate Pin of MOSFET

The LD7790 consists of an anti-floating resistor at PFCDRIVER and FBDRIVER pin to prevent the output driver in any abnormal condition which may false trigger MOSFET. Even so, we still recommend adding an external one at the MOSFET gate terminal to provide more protection in case of disconnection of gate resistor  $R_G$  during power-on.

In such single-fault condition, as shown in Fig 38, the resistor R8 can provide a discharge path to avoid the MOSFET from being false-triggered by the current through the gate-to-drain capacitor  $C_{GD}$ . Therefore, the gate of MOSFET should be always pulled low and kept in the off-state as the gate resistor is disconnected or opened in any case.



#### Protection Resistor on the HV Path

In some other Hi-V process and design, there may be a parasitic SCR formed between HV pin, VCC and GND. As shown in Fig 39, a small negative spike on the HV pin may trigger this parasitic SCR and cause latch-up between VCC and GND. It may damage the chip because of the equivalent short-circuit induced by such latch-up behavior.

Leadtrend's proprietary of Hi-V technology will eliminate parasitic SCR in THE LD7790. Fig 40 shows the equivalent Hi-V structure circuit of THE LD7790. THE LD7790 is more capable to sustain negative voltage than similar products. However, a  $10K\Omega$  resistor is recommended to be added in the Hi-V path to play as a current limit resistor whenever a negative voltage is applied.



#### **PCB Layout Guideline**

The LD7790 consists of a pair of gate drivers. Here are some guide lines to layout the PCB to suppress the noise caused from the effects between PFC and flyback. The PCB layout diagram is shown as Fig 41.

- Separate small signal current loop from gate driver or VCC current loop.
- Separate VCC current loop from PFC gate driver to minimize the effect from flyback ZCD.



- 3. Minimize the trace length between GND pin and the current sense resistor.
- 4. Be aware to route the HV pin AWAY from the other traces for it possesses high voltage.



#### **Inrush Current of PFC**

During fast AC powers on/off, inrush current will flow through PFC choke if bulk capacitor voltage is lower than AC line voltage. Once PFC controller remains operation in such condition, large current will flow in PFC MOSFET during gate turn-on phase, shown as 錯誤! 找不到参照來 源。. So, it's necessary to select a MOSFET of proper current stress to avoid damage.



## LD7790

#### 6/11/2015

Under this condition, during MOSFET gate turn-on and turn-off period, some MOSFET will couple with the high frequency energy, generated from parasitic element as inrush current resonates into the controller. See Fig 43 for it. The gate driver of controller could be damaged by the external energy. Add a bead core in the gate driver current loop to blank the high frequency energy from damage, shown as Fig 44. And place an extra by-pass diode here to limit inrush current of PFC choke helps to minimize the risk, shown as Fig 45.



25



# Package Information **SOP-16**



Symbols	Dimensions in Millimeters		Dimensions in Inch	
	MIN	МАХ	MIN	МАХ
А	9.800	10.010	0.386	0.394
В	3.800	4.000	0.150	0.157
С	1.346	1.753	0.053	0.069
D	0.330	0.510	0.013	0.020
F	1.27 TYP.		0.05 TYP.	
Н	0.178	0.254	0.007	0.010
I	0.100	0.254	0.004	0.010
J	5.790	6.200	0.228	0.244
М	0.380	1.270	0.015	0.050
θ	0°	8°	0°	8°

#### **Important Notice**

Leadtrend Technology Corp. reserves the right to make changes or corrections to its products at any time without notice. Customers should verify the datasheets are current and complete before placing order.

## LD7790



6/11/2015

### **Revision History**

REV.	Date	Change Notice		
00	9/11/2013	Original Specification.		
01	1/27/2014	"Typical Application" add PFC with inrush current bypass diode		
		Fixed UNITs,		
		1. From "NF" to "nF"		
		2. From "Ns" to "ns"		
		3. Flyback Burst Mode, Trip Level for FBDRIVER Stop: from "mV" to V		
		Add Recommended Operating Condition:		
		1. "VOSENSE Capacitor Value"		
		2. "PFCAUX Pin Resistor"		
		3. "PFCAUX Sink and Source Current"		
		Add items for Application Information		
		1. Add VOSENSE Pull Down Resistor Information		
		2. Add "Inrsush Current of PFC"		
02	7/30/2014	Correct rule of date code.		
03	4/16/2015	Spec $\theta_{JC}$ is added.		
		The max power dissipation and junction temperature are changed.		
04	4/30/2015	Spec items are changed:		
		1. The typical value of $t_{\text{FBSS}}$ is changed.		
		2. Parameters t <sub>DVCCOVP</sub> , t <sub>DPFCOVP</sub> , t <sub>DPFCEN</sub> and t <sub>DFBAUXOVP</sub> , t <sub>DCS</sub> are guaranteed by design.		
		3. The $C_{CT}$ Pin timer table is modified.		
		4. Pin configuration figure is corrected.		
05	6/11/2015	Parameters $I_{\rm HVXCAP},V_{\rm BNHYS},T_{\rm DOLPST}$ and $T_{\rm FBSS}$ are guaranteed by design.		